Abstract-A high-speed ring oscillator is proposed for improved operation frequency over those based on the conventional n-stage inverter chain. The ring oscillator consists of inverters with negative delay elements that are derived from the ring oscillator circuit. The cell delay of the ring oscillator is smaller than a fundamental inverter delay. Simulations show that the resulting operating frequencies are 50% higher than those obtainable from the conventional approaches.
I. INTRODUCTION

I
N high-speed data communication systems, clock recovery is one of the most critical factors determining the overall bit error rate of the system. One technique for high performance clock recovery is to use multiphase clock signals sampling incoming data [1] , [2] . In this approach, accuracy of the tapto-tap spacing determines the phase noise of clock recovery. In addition, for microprogrammed very large scale integration (VLSI) systems, the multiphase clock signals are commonly used to generate various control signals for data paths [3] . Therefore, as clock speeds increase, much more finely spaced multiphase clock is needed. Conventional CMOS ring oscillators have been popularly used for these applications, because they can provide multiphase clock signals due to their highspeed operation and simple structure. In the conventional ring oscillators, the oscillation frequency is determined by the inverse of twice the sum of the individual delays. Furthermore, the minimum tap-to-tap spacing in the conventional ring oscillator cannot be smaller than two inverter delays. Here, we have to add more inverters to obtain more output phases, which in turn decreases the maximum operating frequency. To obtain a smaller spacing, an array oscillator comprised of a series of coupled ring oscillators that can achieve a delay resolution down to a inverter delay divided by the number of rings were proposed [4] . Because this circuit is based on an array structure, however, the number of the multiphase outputs are limited to the multiples of the number of stages in the ring. This paper proposes a novel ring oscillator structure that generates frequencies 50% higher than that obtainable from conventional approaches for the same number of the multiphase outputs. The proposed structure can generate any number of outputs. The new ring oscillator is based on a chain of inverters driving NMOS and PMOS with skewed delays from different delay paths.
II. RING OSCILLATOR USING SKEWED DELAY SCHEME Fig. 1 shows the concept of the negative skewed delay cell proposed in this paper. It consists of a conventional CMOS inverter and a conceptual negative delay element inserted at one of the two transistor inputs in the CMOS inverter. In this case, the input of the PMOS is connected to the negative delay elements and the input signal to the PMOS comes earlier than that of the NMOS. In conventional inverter delay cells, the input signals are simultaneously provided from the previous stage. Fig. 2 compares the supplied inputs of the PMOS and the NMOS for each case. In the skewed delay cell, the rising and falling mechanisms of the output signals are somewhat different from the conventional cells. Unlike the conventional inverter cell, the skewed delay cell turns on the PMOS prematurely when the low-to-high output transition occurs. This compensates for the performance of the PMOS, which is usually slower than the NMOS. When the high-tolow output transition occurs, the PMOS of the skewed delay cell turns off before the NMOS turns on, speeding up the transition. The cell delay in the skewed inverter cell is much lower and offers a higher maximum achievable oscillation frequency than the conventional ring oscillator. The tap-to-tap 0018-9200/97$10.00  1997 IEEE Fig. 3 . The conceptual ring oscillator using the proposed skewed delay scheme. Fig. 4 . The ring oscillator using the proposed skewed delay scheme. delay (cell-to-cell delay) is, therefore, less than the minimum achievable delay for a conventional ring oscillator, enhancing the performance of the multiple phase clock sampling system [1] .
In the skewed delay cell, the improved performance comes at the expense of greater power consumption due to the time overlap when both transistors are on. When the negative skew increases, the speed and power consumption also increase. When the skew is excessive, the speed is reduced because most of the current flows directly from the power supply to ground. For most practical applications, this negative skew should be small compared with the total period to get higher speed with allowable power consumption penalty. Fig. 3 shows the five-stage ring oscillator using the proposed scheme. Note the negative delay is obtained by deriving the PMOS input from outputs distributed in the chain other than the adjacent cells. Fig. 4 shows one of the examples for such a five-stage ring oscillator using skewed delay cells, where the input to the PMOS is one phase faster than that of the NMOS. The ring oscillator is based on a chain of inverters, with each NMOS and PMOS element driven by separate signals from different nodes. One phase means that the PMOS input is derived from the th node while the NMOS input is derived from the th node. With this architecture, the oscillator can generate a set of equally spaced multiphase clock signals with tap-to-tap delay spacing smaller than two times the fundamental delay of an inverter. The minimum number of stages required to maintain oscillation is five stages and the ring oscillator with any odd number of stages larger than five is possible. Note also that the dual circuit of the Fig. 4 is possible, where the input signal to the NMOS is one phase earlier than that of the PMOS.
It is interesting to note that, using our skewed delay scheme, a ring oscillator with an even number of stages is also feasible, while conventional ring oscillators require an odd number of stages. In the skewed delay scheme, the operation of the ring oscillator with an even number of stages is somewhat different from that of a ring oscillator with an odd number of stages. In the ring oscillator with an even number of stages, if the NMOS input is derived from the th node and the PMOS input is derived from the th node, all the nodes in the ring oscillator have stable voltages set to either the power supply or ground, and the ring oscillator cannot oscillate. In the ring oscillator with an even number of stages, there should be a complementary node 180 phase apart from one node. This is shown in Fig. 5 , where a ten-stage ring oscillator with a skewed delay scheme is taken as an example. Note that, in the figure, node A and node B have 180 phase difference. The phase difference between node B and node C is 180 plus one inverter delay through the NMOS M3, and the phase difference between node A and node C is one inverter delay. Therefore, in the inverter comprised of NMOS M1 and PMOS M2, the PMOS input is one inverter delay earlier than the NMOS input. This also generates the multiphase outputs smaller tap-to-tap spacings.
III. SIMULATION RESULTS
The proposed ring oscillator using the skewed delay scheme has been simulated with HSPICE and typical 0. As shown in Fig. 7 , the operating frequency of the proposed skewed ring oscillator with five stages is somewhat lower than that of the conventional one with three stages. However, for the same number of stages, the proposed scheme has 50% higher frequency than the conventional one. Since the purpose of the skewed delay ring oscillator is to generate the more finely spaced multiphase clocks, this is proper for some applications which require many multiphase output signals in the multiphase or high-speed sampling system. Note also that although our five-stage ring oscillator has lower oscillation frequency than the conventional three-stage one, its minimum spacing is much shorter (175 ps versus 260 ps).
We found that the optimum skew delay is the twice inverter delays. When the skew delay is larger than the twice inverter delay, the overlap period for both NMOS and PMOS conduction is so excessive to increase the delay as well as the power dissipation.
The ring oscillators with even numbers of stages were also simulated. The simulation results show that the operating frequency of ten-stage ring oscillator is 842 MHz. This high frequency is achieved by using the complementary nodes. The simulation results are summarized in Fig. 7 . The tap-to-tap spacing for the ring oscillator with skewed delay scheme is 175 ps (odd stages) and 121 ps (even stages), while that for the conventional ring oscillators is 260 ps. These results clearly show that the effective inverter delay with skewed delay cell is much smaller than that with conventional approach.
IV. CONCLUSION
A new topology for a high-speed ring oscillator suitable for multiphase clock generation has been proposed. Key performance parameters for the new circuit architecture have been simulated and show 50% improvement over conventional approaches. The new ring oscillator generates a set of equally spaced multiphase clock signals which are spaced less than two fundamental delays. The combination of a simple circuit and high-speed operation make this ring oscillator an excellent candidate for generating multiphase clock signals in high-speed data communication systems.
